FPGA Design Intern
About this internship
Similar internships hiring now
View allNot quite right? These internships in Delhi, Delhi match the same skills — apply to a few to improve your chances.
Skills you'll use
What you'll do
- Work on getting a design onto real hardware — synthesis, place-and-route, and the timing closure that decides if it runs alongside the core team
- Apply Verilog / VHDL, FPGA Design Flow, Xilinx Vivado, Timing Closure to live, production-facing problems
- Document your work clearly for reviewers and stakeholders
- Participate in reviews and act on the feedback you receive
- Collaborate across engineering, product, design or business as required
- Follow the team's quality, testing and documentation standards
Who can apply
- Pursuing or recently completed B.E./B.Tech/Diploma in Electronics, Electrical, E&TC or Instrumentation Engineering
- Graduating batch 2025, 2026 or 2027 — final-year students and recent graduates welcome
- 60% / 6.0 CGPA and above preferred; strong project work is considered alongside academics
- Working knowledge of Verilog / VHDL, FPGA Design Flow, Xilinx Vivado (or a genuine willingness to learn them)
- Exposure to Timing Closure, Digital Design, Simulation is an advantage
- Clear written and verbal communication in English, and care with detail in your work
- No prior work experience required — this is a fresher-friendly internship
- Based in Delhi, Delhi or willing to work from there for the internship period
Perks & benefits
Interview & selection process
4 rounds — typical selection flow for this role:
- 1Application screening & resume shortlisting by the talent team
- 2Discussion with the hiring manager on the role and your fit
- 3Team-fit / behavioural interview with the team
- 4HR discussion — stipend, start date, expectations and offer
About GlobalBees
Searching for “GlobalBees internships” or “internship at GlobalBees”? You’re in the right place.
Featured Government Job — SBI Clerk 2026
India’s largest bank is hiring 9,766 Junior Associates — graduates, any discipline
State Bank of India
Junior Associate (Customer Support & Sales)
Advt. CRPD/CR/2026-27/17 · Clerical Cadre
- Vacancies
- 9,766
- Last date to apply
- 31 Aug 2026
- Starting basic
- ₹26,730
- Eligibility
- Any graduate · 20–28
7,680 regular + 2,086 backlog posts across 24 states · Prelims tentatively September 2026 · No interview — Prelims, Mains and a local-language test only · approx. ₹46,000/month gross at a metro.
View Vacancies, Syllabus & How to ApplyPreparing? 10 full-length mock tests + 7,200-question PDF — every answer explained
₹199₹999Similar Internships
Hand-picked roles that match this internship's skills
Mintstage
Recruiter InterniBUS Network
FPGA Design InternSyrma SGS
FPGA Design InternDhruva Space
FPGA Design InternAtomberg
FPGA Design InternRaphe mPhibr
FPGA Design InternOptimized Electrotech
FPGA Design InternSpaceFields
FPGA Design InternIG Drones
FPGA Design InternManastu Space
FPGA Design InternSponsored — Deals for Professionals
SponsoredSimilar Internships Based on Your Skills
BatX Energies
FPGA Design InternOptimized Electrotech
FPGA Design InternSystemantics
FPGA Design InternAjnaLens
FPGA Design InternSastra Robotics
FPGA Design InternExotel
FPGA Design InternParas Defence
FPGA Design InternFluid AI
FPGA Design InternNetcore Cloud
FPGA Design InternGaruda Aerospace
FPGA Design InternRecently Posted Internships in Delhi, Delhi
Fresh internships posted in Delhi, Delhi — apply early
JustDial
Category Management InternBabyChakra
Social Media InternClovia
VLSI Design InternEnsuredit
Mechatronics Engineering InternClimateAI
Kubernetes Platform InternCureveda
AI Research InternBellatrix Aerospace
RF Design InternSaankhya
Penetration Testing InternGlobalBees
DevOps & Cloud InternMyMobiForce
Design Verification InternReady to apply for FPGA Design Intern?
Free to apply · takes under 2 minutes · GlobalBees reviews on a rolling basis.
Apply Now



