Staff, VLSI Design Engineering (Verification) with 8-12 years of experience

About this role

Not quite right? These jobs in Bengaluru match the same skills — apply to a few to improve your chances.

Software Engineer - 8+yrs - C/C++, Cellular/Wireless/Satellite Communications

Cisco

In OfficeBengaluru

Apply

Communication Designer

FamApp (FamPay)

In OfficeBengaluru

Apply

Communication Manager

Airbound

In OfficeBengaluru

Apply

Communication Designer

Airbound

In OfficeBengaluru

Apply

Skills you'll use

What you'll do

• Lead the development and execution of comprehensive test plans, verification strategies, and verification infrastructure for complex IP blocks, sub-systems, and SoC designs
• Design and implement verification environments using industry-standard UVM (Universal Verification Methodology) frameworks
• Develop reusable and scalable verification components, including bus functional models, monitors, checkers, and scoreboards
• Drive functional coverage-driven verification closure and ensure comprehensive design validation
• Develop and maintain System Verilog Assertions (SVA) for design verification, including coding, porting, and maintenance activities
• Collaborate with design architects, RTL designers, and post-silicon validation teams to ensure seamless verification integration
• Create and optimize verification automation tools and scripts to enhance design and verification productivity
• Investigate, debug, and perform root-cause analysis of design failures through cross-functional team collaboration
• Mentor junior engineers and contribute to the continuous improvement of verification methodologies and best practices
• Required Qualifications:

Who can apply

• Mentor junior engineers and contribute to the continuous improvement of verification methodologies and best practices
• 8 to 12 years of relevant experience in VLSI design verification
• Bachelor's degree in Electronics and Communication Engineering (ECE), VLSI, or Electrical Engineering; Master's degree preferred
• Advanced proficiency in C, Verilog, System Verilog, and UVM (Universal Verification Methodology)
• Hands-on experience with industry-standard verification tools including Xcellium, Verdi, and JasperGold formal verification tools
• Demonstrated expertise across the complete verification lifecycle, including planning, testbench development, test case development, regression management, coverage analysis, debugging, and sign-off
• Proven ability to lead technical projects and manage stakeholder relationships effectively
• Bring in AI/ML/Automation based initiatives 

About Sandisk

Searching for “Sandisk jobs” or “jobs at Sandisk”? You’re in the right place.