Lead DFT Engineer

About this role

Not quite right? These jobs in Noida match the same skills — apply to a few to improve your chances.

Executives

EXL

In OfficeNoida

Apply

Senior Executive

EXL

In OfficeNoida

Apply

Proactive Problem Manager

Ericsson

In OfficeNoida

Apply

EOE Process Governance Manager

Ericsson

In OfficeNoida

Apply

Skills you'll use

What you'll do

• Lead end-to-end DFT implementation for SoC subsystems
• Drive DFT RTL integration and verification activities
• Manage cross-functional coordination for DFT deliverables at block/subsystem level
• Implement full-scan DFT methodologies
• Develop and optimize scan insertion and compression techniques
• Execute ATPG flows to achieve required fault coverage
• Define and implement MBIST architectures, including repair flows
• Support LBIST planning and implementation
• Implement and ensure compliance with Boundary Scan / JTAG requirements
• Apply low-power DFT methodologies

Who can apply

• B.Tech / M.Tech in Electronics, Electrical, or related field
• 5–8 years of experience in core DFT
• Strong expertise in ATPG and LBIST methodologies
• Solid hands-on experience in scan insertion and compression
• Strong understanding and hands-on experience with iJTAG (IEEE 1687)
• Experience in MBIST architectures and repair flows
• Good understanding of Boundary Scan / JTAG and related standards (1149.1, 1500, 1687 preferred)
• Exposure to low-power DFT concepts
• Experience in testability analysis and silicon debug
• Strong problem-solving and debugging skills

About NXP

Searching for “NXP jobs” or “jobs at NXP”? You’re in the right place.