Senior Analog & Mixed-Signal Layout Design Engineer

About this role

Not quite right? These jobs in Bengaluru match the same skills — apply to a few to improve your chances.

Senior Firmware Verification Engineer (Python based scripting - PCIe Protocol Feature Validation) - 5-8 Years

Sandisk

In OfficeBengaluru

Apply

Principal CAD Engineer

Renesas Electronics

In OfficeBengaluru

Apply

Sr Software Engineer

Renesas Electronics

In OfficeBengaluru

Apply

Sr Staff Software QA Engineer

Renesas Electronics

In OfficeBengaluru

Apply

Skills you'll use

What you'll do

• Develop and optimize Serdes PHY, analog and mixed-signal IC layouts, ensuring high performance and manufacturability.
• Collaborate with design engineers to understand design requirements and translate them into precise layouts.
• Strong experience in debugging DRC, ERC, LVS, EMIR and PERC issues independently.
• Work experience of block PnR to closely interact with physical design team ensuring area/timing/backend compatibility of custom blocks into the overall chip design.
• Identify and resolve layout-related issues, providing creative solutions to meet design specifications.
• Conduct layout reviews and provide technical feedback to improve layout practices and methodologies.
• Stay up-to-date with industry trends, tools, and technologies to continuously enhance layout processes.
• Bachelor’s or Master’s degree in Electrical Engineering, Electronics, or a related field.
• 5-7 years of experience in IO/Analog mixed-signal IC layout design and block level PnR
• Proficiency in layout tools such as Cadence, Synopsys, or Mentor Graphics.

Who can apply

• 5-7 years of experience in IO/Analog mixed-signal IC layout design and block level PnR
• Proficiency in layout tools such as Cadence, Synopsys, or Mentor Graphics.
• Hands-on experience with custom layout design for various analog and IO circuits is required, including expertise in Bandgap references, LDOs, Clocking circuits, GPIOs, DDR IOs, and ESD circuits.
• Familiarity with custom digital layout (i.e. high speed logic paths).
• Knowledge of signal integrity issues (i.e. clock/data routes, differential routing, shielding).
• Strong understanding of analog/IO design principles, including  parasitic effects.
• Aware of layout techniques to mitigate ESD, latch-up issues.
• Holds advanced knowledge of CMOS and FinFET technologies and their impact on design and performance issues in deep sub-micron process nodes, specifically 7nm and below.

About Sandisk

Searching for “Sandisk jobs” or “jobs at Sandisk”? You’re in the right place.