Staff Engineer, STA and Synthesis

About this role

Not quite right? These jobs in Bengaluru match the same skills — apply to a few to improve your chances.

Senior Firmware Verification Engineer (Python based scripting - PCIe Protocol Feature Validation) - 5-8 Years

Sandisk

In OfficeBengaluru

Apply

Software engineer - AI-Enabled Python Validation

Sandisk

In OfficeBengaluru

Apply

Software engineer - Python Validation

Sandisk

In OfficeBengaluru

Apply

Staff Software Engineer - Development ( Firmware, UFS validation with C and C++ experience) 9 to 14 years Only

Sandisk

In OfficeBengaluru

Apply

Skills you'll use

What you'll do

• Perform full-chip and block-level Static Timing Analysis (STA) across all modes and corners.
• Analyze and debug setup, hold, recovery, removal, clock gating, and signal integrity-related timing violations.
• Work closely with Physical Design, Synthesis, CTS, and Design teams to achieve timing closure.
• Develop and maintain timing constraints including SDC creation, validation, and signoff readiness.
• Drive timing closure through ECO implementation and timing optimization.
• Analyze timing impact due to process, voltage, and temperature variations.
• Support timing signoff for pre-layout and post-layout stages.
• Perform cross-functional reviews for timing convergence and provide recommendations.
• Generate timing reports and communicate closure status to project stakeholders.
• 7–10 years of experience in Static Timing Analysis (STA) and timing closure for block and/or full-chip designs.

Who can apply

• Generate timing reports and communicate closure status to project stakeholders.
• 7–10 years of experience in Static Timing Analysis (STA) and timing closure for block and/or full-chip designs.
• Strong understanding of CMOS fundamentals, timing concepts, and semiconductor design flow.
• Hands-on experience in setup/hold analysis, path-based analysis, OCV/AOCV/POCV, derates, and MMMC concepts.
• Good understanding of clock tree, clock uncertainty, latency, skew, and jitter.
• Experience in timing constraints development and debugging.
• Strong knowledge of SDC, timing exceptions, false paths, multicycle paths, and case analysis.
• Familiarity with timing closure techniques and ECO methodologies.

About Renesas Electronics

Searching for “Renesas Electronics jobs” or “jobs at Renesas Electronics”? You’re in the right place.