RTL Design Engineer

About this role

Not quite right? These jobs in Bengaluru match the same skills — apply to a few to improve your chances.

Python Engineer

Thermo Fisher

In OfficeBengaluru

Apply

Python AI

Synechron

In OfficeBengaluru

Apply

Python Engineer

Capco

In OfficeBengaluru

Apply

Senior Associate 1 - Canada

KPMG Global Services

In OfficeBengaluru

Apply

Skills you'll use

What you'll do

• At least 6-10 years of experience in Low power RTL design, microarchitecture, synthesis, timing closure, power estimation. Should be proficient in Verilog/System Verilog.
• Should have experience in optimization of microarchitecture and RTL for area and power reduction. Experience with SoC integration, optimization of Arithmetic units, Floating point data path design is a plus.
• Should have experience using ASIC design tools such as VCS, Verdi, Design Compiler, power estimation tools(such as Spyglass, PTPX). Knowledge of scripting languages (Shell, Perl, Python), C language is a plus.
• Experience with signing off RTL, synthesized netlist for Physical Design and eventually tape-out is desirable.
• Hands on experience with AXI, APB bus protocols is a must. Experience with PCIe, UCIe protocols is a plus.
• Prior domain experience in Artificial Intelligence and/or Near Memory acceleration is a plus.
• Experience with hardware architecture exploration, performance modeling is desirable.
• PPA - Power Performance, & Area analysis

Who can apply

• Experience – 6 to 10 Years of experience

About Samsung

Searching for “Samsung jobs” or “jobs at Samsung”? You’re in the right place.